self-control CKLINK debugger (Based on STM32 Minimum plate) Unable to debug

According to in-group STM32 Minimum tie plate change-CKlink. PDF Firmware burning and wiring completed.
but win11 The system driver is improperly installed, The debugger displays every time you plug in or out:

You must specify the driver manually, After identifying the debugger, Then perform the uninstallation, rescan, In order to correctly identify CKLINK-LITE.

CDK Middle tap download, Prompt error:
T-HEAD: CKLink_Lite_V2, App_ver 2. 35, Bit_ver null, Clock 2526. 316KHz,

   5-wire,  With DDC,  Cache Flush On,  SN CKLink_Lite_V2-03233624F3. 

Extra Info: hacr width is 8.
ERROR: Fail to check had module of CPU 0, please check:

1.  the physical connection; 
2.  the power of the target; 
3.  the link clock  (link clock  "=  (CPU clock/2) ) ; 
4.  the reference voltage of link,  default 3. 3v; 

For more information, please run Debugserver with connect log:

 Console:  run Debugserver with arguments "--debug connect". 
 UI     :  select "Connect" from menu "Setting-" Verbose Setting". 

Running Debug Server, auto to check the target at first. . .
T-HEAD: CKLink_Lite_V2, App_ver 2. 35, Bit_ver null, Clock 2526. 316KHz,

   5-wire,  With DDC,  Cache Flush On,  SN CKLink_Lite_V2-03233624F3. 

Extra Info: hacr width is 8.
ERROR: Fail to check had module of CPU 0, please check:

1.  the physical connection; 
2.  the power of the target; 
3.  the link clock  (link clock  "=  (CPU clock/2) ) ; 
4.  the reference voltage of link,  default 3. 3v; 

For more information, please run Debugserver with connect log:

 Console:  run Debugserver with arguments "--debug connect". 
 UI     :  select "Connect" from menu "Setting-" Verbose Setting". 

Cannot download properly.
A detailed description and reproduction of the problem has been posted at CSDN, Fyi (FYI) .
https: //blog. csdn. net/Medlar_CN/article/details/129332068

See more